Fabrication of Group IV Semiconductors on Insulator for Monolith- ic 3D Integration
نویسنده
چکیده
............................................................................................................................... v Sammanfattning ................................................................................................................. vi Acknowledgements ........................................................................................................... vii List of appended papers ................................................................................................... xii Related publications not included in the thesis ............................................................ xiv Summary of appended papers ......................................................................................... 15 Chapter
منابع مشابه
Understanding & Controlling LPCs in CMP
The overall trend is that more and more device layers in the fab as well as more and more wafer-level packaging flows require CMP steps for overall process integration. From high-k metal-gate (HKMG) CMOS transistors for 45nm and beyond, to through-silicon vias (TSV) for heterogeneous 3D integration, cleverly engineered substrates such as stressed-silicon-on-insulator (sSOI) and silicon-on-diamo...
متن کاملIntegration of InP/InGaAsP photodetectors onto silicon-on-insulator waveguide circuits.
The integration of optical functionalities on a chip has been a long standing goal in the optical community. Given the call for more integration, Silicon-on-Insulator (SOI) is a material system of great interest. Although mature CMOS technology can be used for the fabrication of passive optical functionality, particular photonic functions like efficient light emission still require III-V semico...
متن کاملTSV-Based 3D Integration
Theoretical studies in the 1980s [1, 2] suggested that significant reductions in signal delay and power consumption could be achieved with 3D integrated circuits (3D ICs). A 3D IC is a chip that consists of multiple tiers of thinned-active 2D integrated circuits (2D ICs) that are stacked, bonded, and electrically connected with vertical vias formed through silicon or oxide layers and whose plac...
متن کاملLaser and photodetector integration on Silicon-on-insulator waveguide circuits: towards a fully integrated SWIR spectrometer
Alban Gassenq: Born in Montpellier in 1983, he received his diploma in opto-electronic engineering from the University of Montpellier 2 (UM2) in 2006. He then worked towards a PhD degree in the Nanomir group of the Institut d’Electronique du Sud at UM2. He got the PhD degree in Semiconductors for MidIR applications in 2010. Now, he works in the Photonics Research Group of Ghent University – IME...
متن کاملThree-Dimensional Integrated Circuit (3D IC) Key Technology: Through-Silicon Via (TSV)
3D integration with through-silicon via (TSV) is a promising candidate to perform system-level integration with smaller package size, higher interconnection density, and better performance. TSV fabrication is the key technology to permit communications between various strata of the 3D integration system. TSV fabrication steps, such as etching, isolation, metallization processes, and related fai...
متن کامل